


**256 Kbit (32K x 8) nvSRAM**

**Features**


- 25 ns and 45 ns access times
- Hands off Automatic STORE on power down with external 68  $\mu$ F capacitor
- STORE to QuantumTrap™ nonvolatile elements is initiated by software, hardware, or AutoStore™ on power down
- RECALL to SRAM Initiated by software or power up
- Infinite READ, WRITE, and RECALL cycles
- 15 mA typical ICC at 200 ns cycle time
- 1,000,000 STORE cycles to QuantumTrap
- 100 year data retention to QuantumTrap
- Single 5V operation +10%
- Commercial temperature
- SOIC package
- RoHS compliance

**Functional Description**

The Cypress CY14E256L is a fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent, nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control. A hardware STORE is initiated with the HSB pin.



## Pin Configurations



## Pin Definitions

Pin Name	IO Type	Description
A <sub>0</sub> -A <sub>14</sub>	Input	<b>Address Inputs.</b> Used to select one of the 32,768 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>	Input or Output	<b>Bidirectional Data IO Lines.</b> Used as input or output lines depending on operation.
$\overline{WE}$	Input	<b>Write Enable Input, Active LOW.</b> When selected LOW, this writes data on the IO pins to the address location latched by the falling edge of CE.
$\overline{CE}$	Input	<b>Chip Enable Input, Active LOW.</b> When LOW, selects the chip. When HIGH, deselects the chip.
$\overline{OE}$	Input	<b>Output Enable, Active LOW.</b> The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the IO pins to tri-state.
V <sub>SS</sub>	Ground	<b>Ground for the Device.</b> It is connected to ground of the system.
V <sub>CC</sub>	Power Supply	<b>Power Supply Inputs to the Device.</b>
$\overline{HSB}$	Input or Output	<b>Hardware Store Busy (HSB).</b> When low, this output indicates a Hardware Store is in progress. When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin HIGH if not connected (connection optional).
V <sub>CAP</sub>	Power Supply	<b>Autostore Capacitor.</b> Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No Connect	<b>No Connect.</b> This pin is not connected to the die.

## Device Operation

The CY14E256L nvSRAM is made up of two functional components paired in the same physical cell. These are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation) or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture enables storage and recall of all cells in parallel. During the STORE and RECALL operations, SRAM READ and WRITE operations are inhibited. The CY14E256L supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to one million STORE operations.

## SRAM Read

The CY14E256L performs a READ cycle whenever  $\overline{CE}$  and  $\overline{OE}$  are LOW while WE and HSB are HIGH. The address specified on pins A<sub>0-14</sub> determines which of the 32,768 data bytes are accessed. When the READ is initiated by an address transition, the outputs are valid after a delay of t<sub>AA</sub> (READ cycle 1). If the READ is initiated by  $\overline{CE}$  or  $\overline{OE}$ , the outputs are valid at t<sub>ACE</sub> or at t<sub>DOE</sub>, whichever is later (READ cycle 2). The data outputs repeatedly respond to address changes within the t<sub>AA</sub> access time without the need for transitions on any control input pins. They remain valid until another address change or until  $\overline{CE}$  or  $\overline{OE}$  is brought HIGH, or WE or HSB is brought LOW.

## SRAM Write

A WRITE cycle is performed whenever  $\overline{CE}$  and  $\overline{WE}$  are LOW and HSB is HIGH. The address inputs are stable prior to entering the WRITE cycle and must remain stable until either  $\overline{CE}$  or WE goes HIGH at the end of the cycle. The data on the common IO pins IO<sub>0-7</sub> is written into the memory if it is valid t<sub>SD</sub> before the end of a WE controlled WRITE or before the end of an  $\overline{CE}$  controlled WRITE. Keep  $\overline{OE}$  HIGH during the entire WRITE cycle to avoid data bus contention on common IO lines. If  $\overline{OE}$  is left LOW, internal circuitry turns off the output buffers t<sub>HZWE</sub> after WE goes LOW.

## AutoStore Operation

The CY14E256L stores data to nvSRAM using one of three storage operations:

1. Hardware store activated by  $\overline{HSB}$
2. Software store activated by an address sequence
3. AutoStore on device power down

AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14E256L.

During normal operation, the device draws current from V<sub>CC</sub> to charge a capacitor connected to the V<sub>CAP</sub> pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V<sub>CC</sub> pin drops below V<sub>SWITCH</sub>, the part

automatically disconnects the V<sub>CAP</sub> pin from V<sub>CC</sub>. A STORE operation is initiated with power provided by the V<sub>CAP</sub> capacitor.

Figure 1 shows the proper connection of the storage capacitor (V<sub>CAP</sub>) for automatic store operation. Refer to the <sup>(1)</sup> on page 6 for the size of V<sub>CAP</sub>. The voltage on the V<sub>CAP</sub> pin is driven to 5V by a charge pump internal to the chip. A pull up is placed on WE to hold it inactive during power up.

Figure 1. AutoStore Mode






Figure 2. System Power Mode



In system power mode (Figure 2), both  $V_{CC}$  and  $V_{CAP}$  are connected to the +5V power supply without the 68  $\mu$ F capacitor. In this mode, the AutoStore function of the CY14E256L operates on the stored system charge as power goes down. The user must, however, guarantee that  $V_{CC}$  does not drop below 3.6V during the 10 ms STORE cycle.

If an automatic STORE on power loss is not required, then  $V_{CC}$  is tied to ground and +5V is applied to  $V_{CAP}$  (Figure 3). This is the AutoStore Inhibit mode where the AutoStore function is disabled. If the CY14E256L is operated in this configuration, references to  $V_{CC}$  is changed to  $V_{CAP}$  throughout this data sheet. In this mode, STORE operations are triggered through software control or the HSB pin. It is not permissible to change between these three options at will.

Figure 3. AutoStore Inhibit Mode



To reduce unnecessary nonvolatile stores, AutoStore and Hardware Store operations are ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress. (In the above, Figure 1, Figure 2, and Figure 3 indicate that If HSB is not used, it is left unconnected.)

### Hardware STORE (HSB) Operation

The CY14E256L provides the  $\overline{HSB}$  pin for controlling and acknowledging the STORE operations. The  $\overline{HSB}$  pin is used to request a hardware STORE cycle. When the  $\overline{HSB}$  pin is driven low, the CY14E256L conditionally initiates a STORE operation after  $t_{DELAY}$ . An actual STORE cycle only begins if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The  $\overline{HSB}$  pin also acts as an open drain driver that is internally driven LOW to indicate a busy condition, while the STORE (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when  $\overline{HSB}$  is driven LOW by any means are given time to complete before the STORE operation is initiated. After  $\overline{HSB}$  goes LOW,

the CY14E256L continues SRAM operations for  $t_{DELAY}$ . During  $t_{DELAY}$ , multiple SRAM READ operations take place. If a WRITE is in progress when  $\overline{HSB}$  is pulled LOW, it is allowed a time,  $t_{DELAY}$ , to complete. However, any SRAM WRITE cycles requested after  $\overline{HSB}$  goes LOW is inhibited until  $\overline{HSB}$  returns HIGH.

The  $\overline{HSB}$  pin is used to synchronize multiple CY14E256L while using a single larger capacitor. To operate in this mode, the  $\overline{HSB}$  pin is connected together to the HSB pins from the other CY14E256L. An external pull up resistor to +5V is required, since  $\overline{HSB}$  acts as an open drain pull down. The  $V_{CAP}$  pins from the other CY14E256L parts are tied together and share a single capacitor. The capacitor size is scaled by the number of devices connected to it. When any one of the CY14E256L detects a power loss and asserts  $\overline{HSB}$ , the common  $\overline{HSB}$  pin causes all parts to request a STORE cycle. (A STORE takes place in those CY14E256L that are written since the last nonvolatile cycle.)

During any STORE operation, regardless of how it is initiated, the CY14E256L continues to drive the  $\overline{HSB}$  pin low, releasing it only when the STORE is complete. After completing the STORE operation, the CY14E256L remains disabled until the  $\overline{HSB}$  pin returns HIGH.

If  $\overline{HSB}$  is not used, it is left unconnected.

### Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{CC}$  greater than  $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete.

If the CY14E256L is in a WRITE state at the end of power up RECALL, the SRAM data is corrupted. To help avoid this situation, a 10 Kohm resistor is connected either between WE and system  $V_{CC}$  or between CE and system  $V_{CC}$ .

### Software STORE

Data transfers from the SRAM to the nonvolatile memory by a software address sequence. The CY14E256L software STORE cycle is initiated by executing sequential CE controlled READ cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed followed by a program of the nonvolatile elements. When a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence. If the READ or WRITE accesses intervene, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence is performed:

1. Read address 0x0E38, Valid READ
2. Read address 0x31C7, Valid READ
3. Read address 0x03E0, Valid READ
4. Read address 0x3C1F, Valid READ
5. Read address 0x303F, Valid READ
6. Read address 0x0FC0, Initiate STORE cycle

The software sequence is clocked with  $\overline{CE}$  controlled READs or OE controlled READs. When the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. It is important that READ cycles and not WRITE cycles are used in the sequence. It is not necessary that OE is low for a valid sequence. After the  $t_{STORE}$  cycle time is fulfilled, the SRAM is again activated for READ and WRITE operation.

### Software RECALL

Data transfers from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{CE}$  controlled READ operations is performed:

1. Read address 0x0E38, Valid READ
2. Read address 0x31C7, Valid READ
3. Read address 0x03E0, Valid READ
4. Read address 0x3C1F, Valid READ
5. Read address 0x303F, Valid READ
6. Read address 0x0C63, Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and then the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is once again ready for READ and WRITE operations. The RECALL operation in no way alters the data in the nonvolatile elements.

### Data Protection

The CY14E256L protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}$ . If the CY14E256L is in a WRITE mode (both  $\overline{CE}$  and  $\overline{WE}$  are LOW) at power up, after a RECALL or after a STORE, the WRITE is inhibited until a negative transition on  $\overline{CE}$  or  $\overline{WE}$  is detected. This protects against inadvertent writes during power up or brown out conditions.

### Noise Considerations

The CY14E256L is a high speed memory. It has a high frequency bypass capacitor of approximately 0.1  $\mu F$  connected between  $V_{CC}$  and  $V_{SS}$ , using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduce circuit noise.

### Low Average Active Power

CMOS technology provides the CY14E256L the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 4 shows the relationship between  $I_{CC}$  and READ/WRITE cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range,  $V_{CC} = 5.5V$ , 100% duty cycle on chip enable).

Figure 4. Current versus Cycle Time (READ)





Figure 5. Current versus Cycle Time (WRITE)



Only standby current is drawn when the chip is disabled. The overall average current drawn by the CY14E256L depends on the following items:

1. The duty cycle of chip enable
2. The overall cycle rate for accesses
3. The ratio of READs to WRITEs
4. CMOS vs. TTL input levels
5. The operating temperature
6. The  $V_{CC}$  level
7. IO loading

### Preventing STOREs

The STORE function is disabled by holding  $\overline{HSB}$  HIGH with a driver capable of sourcing 30 mA at a  $V_{OH}$  of at least 2.2V. This overpowers the internal pull down device that drives HSB LOW for 20  $\mu s$  at the onset of a STORE. When the CY14E256L is connected for AutoStore operation (system  $V_{CC}$  connected to  $V_{CC}$  and a 68  $\mu F$  capacitor on  $V_{CAP}$ ) and  $V_{CC}$  crosses  $V_{SWITCH}$  on the way down, the CY14E256L attempts to pull HSB LOW. If  $\overline{HSB}$  does not actually get below  $V_{IL}$ , the part stops trying to pull HSB LOW and abort the STORE attempt.

Table 1. Hardware Mode Selection

CE	WE	HSB	A13-A0	Mode	IO	Power
H	X	H	X	Not Selected	Output High Z	Standby
L	H	H	X	Read SRAM	Output Data	Active
L	L	H	X	Write SRAM	Input Data	Active
X	X	L	X	Nonvolatile STORE	Output High Z	I <sub>CC2</sub>

**Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

- Storage Temperature ..... -65°C to +150°C
- Ambient Temperature with Power Applied ..... -55°C to +125°C
- Supply Voltage on V<sub>CC</sub> Relative to GND ..... -0.5V to 7.0V
- Voltage Applied to Outputs in High Z State ..... -0.5V to V<sub>CC</sub> + 0.5V
- Input Voltage ..... -0.5V to V<sub>CC</sub>+0.5V
- Transient Voltage (<20 ns) on Any Pin to Ground Potential ..... -2.0V to V<sub>CC</sub> + 2.0V

- Package Power Dissipation Capability (T<sub>A</sub> = 25°C) ..... 1.0W
- Surface Mount Lead Soldering Temperature (3 Seconds) ..... +260°C
- Output Short Circuit Current [1] ..... 15 mA
- Static Discharge Voltage ..... > 2001V (MIL-STD-883, Method 3015)
- Latch Up Current ..... > 200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	4.5V to 5.5V

**DC Electrical Characteristics**

Over the Operating Range (V<sub>CC</sub> = 4.5V to 5.5V) [2]

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	t <sub>RC</sub> = 25 ns t <sub>RC</sub> = 45 ns Dependent on output loading and cycle rate. Values obtained without output loads. I <sub>OUT</sub> = 0 mA.	Commercial	97 70	mA mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All inputs do not care, V <sub>CC</sub> = Max. Average current for duration t <sub>STORE</sub>		3	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200 ns, 5V, 25°C Typical	WE > (V <sub>CC</sub> - 0.2). All other inputs cycling. Dependent on output loading and cycle rate. Values obtained without output loads.		15	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during AutoStore Cycle	All Inputs do not care, V <sub>CC</sub> = Max. Average current for duration t <sub>STORE</sub> .		2	mA
I <sub>SB</sub>	V <sub>CC</sub> Standby Current	CE > (V <sub>CC</sub> - 0.2). All others V <sub>IN</sub> < 0.2V or > (V <sub>CC</sub> - 0.2V). Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.		1.5	mA
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max, V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1	+1	μA
I <sub>OZ</sub>	Off State Output Leakage Current	V <sub>CC</sub> = Max, V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> , CE or OE > V <sub>IH</sub>	-5	+5	μA
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>SS</sub> - 0.5	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OUT</sub> = -2 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 4 mA		0.4	V

**Notes**

1. Outputs shorted for no more than one second. No more than one output shorted at a time.
2. Typical conditions for the Active Current shown on the front page of the data sheet are average values at 25°C (room temperature) and V<sub>CC</sub> = 5V. Not 100% tested.

### Capacitance

These parameters are guaranteed but not tested.



Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 0 to 3.0V	5	pF
C <sub>OUT</sub>	Output Capacitance		7	pF

### Thermal Resistance

These parameters are guaranteed but not tested.

Parameter	Description	Test Conditions	32-SOIC	Unit
Θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	TBD	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		TBD	°C/W

### AC Test Loads



### AC Test Conditions

Input Pulse Levels .....0V to 3V  
 Input Rise and Fall Times (10% - 90%) ..... ≤5 ns  
 Input and Output Timing Reference Levels ..... 1.5V

## AC Switching Characteristics

Parameter		Description	25 ns Part		45 ns Part		Unit
Cypress Parameter	Alt. Parameter		Min	Max	Min	Max	
<b>SRAM Read Cycle</b>							
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		45	ns
t <sub>RC</sub> <sup>[4]</sup>	t <sub>RC</sub>	Read Cycle Time	25		45		ns
t <sub>AA</sub> <sup>[5]</sup>	t <sub>AA</sub>	Address Access Time		25		45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output Enable to Data Valid		10		20	ns
t <sub>OHA</sub> <sup>[5]</sup>	t <sub>OH</sub>	Output Hold After Address Change	5		5		ns
t <sub>LZCE</sub> <sup>[6]</sup>	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		ns
t <sub>HZCE</sub> <sup>[6]</sup>	t <sub>HZ</sub>	Chip Disable to Output Inactive		10		15	ns
t <sub>LZOE</sub> <sup>[6]</sup>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		ns
t <sub>HZOE</sub> <sup>[6]</sup>	t <sub>OHz</sub>	Output Disable to Output Inactive		10		15	ns
t <sub>PU</sub> <sup>[3]</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0		0		ns
t <sub>PD</sub> <sup>[3]</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		25		45	ns
t <sub>WC</sub>	t <sub>WC</sub>	Write Cycle Time	25		45		ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write Pulse Width	20		30		ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		30		ns
t <sub>SD</sub>	t <sub>DW</sub>	Data Setup to End of Write	10		15		ns
t <sub>HD</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		ns
t <sub>AW</sub>	t <sub>AW</sub>	Address Setup to End of Write	20		30		ns
t <sub>SA</sub>	t <sub>AS</sub>	Address Setup to Start of Write	0		0		ns
t <sub>HA</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		ns
t <sub>HZWE</sub> <sup>[6,7]</sup>	t <sub>WZ</sub>	Write Enable to Output Disable		10		14	ns
t <sub>LZWE</sub> <sup>[6]</sup>	t <sub>OW</sub>	Output Active After End of Write	5		5		ns

## AutoStore or Power Up RECALL

Parameter	Description	CY14E256L		Unit
		Min	Max	
t <sub>HRECALL</sub> <sup>[8]</sup>	Power Up RECALL Duration		550	μs
t <sub>STORE</sub> <sup>[9]</sup>	STORE Cycle Duration		10	ms
V <sub>SWITCH</sub>	Low Voltage Trigger Level	4.0	4.5	V
t <sub>VCCRISE</sub>	V <sub>CC</sub> Rise Time	150		μs

### Notes

3. These parameters are guaranteed but not tested
4. WE must be HIGH during SRAM Read Cycles.
5. Device is continuously selected with CE and OE both LOW.
6. Measured ±200mV from steady state output voltage.
7. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
8. t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
9. If an SRAM Write has not taken place since the last nonvolatile cycle, no STORE takes place.



## Software Controlled STORE or RECALL Cycle

The software controlled STORE or RECALL cycle follows. <sup>[10,11]</sup>


Parameter	Description	25 ns Part		45 ns Part		Unit
		Min	Max	Min	Max	
$t_{RC}$	STORE/RECALL Initiation Cycle Time	25		45		ns
$t_{AS}$	Address Setup Time	0		0		ns
$t_{CW}$	Clock Pulse Width	20		30		ns
$t_{GLAX}$	Address Hold Time	20		20		ns
$t_{RECALL}$	RECALL Duration		20		20	$\mu$ s

## Hardware STORE Cycle

Parameter	Description	CY14E256L		Unit
		Min	Max	
$t_{STORE}^{[6]}$	STORE Cycle Duration		10	ms
$t_{DELAY}^{[12]}$	Time Allowed to Complete SRAM Cycle	1		$\mu$ s
$t_{RESTORE}^{[13]}$	Hardware STORE High to Inhibit Off		700	ns
$t_{HLHX}$	Hardware STORE Pulse Width	15		ns
$t_{HLBL}$	Hardware STORE Low to STORE Busy		300	ns

## Switching Waveforms

Figure 6. SRAM Read Cycle Number 1: Address Controlled <sup>[4, 5, 14]</sup>



### Notes

10. The software sequence is clocked with  $\overline{CE}$  controlled READs.
11. The six consecutive addresses is read in the order listed in the Mode Selection table.  $\overline{WE}$  is HIGH during all six consecutive cycles.
12. Read and Write cycles in progress before HSB are given this amount of time to complete.
13.  $t_{RESTORE}$  is only applicable after  $t_{STORE}$  is complete.
14.  $\overline{HSB}$  must remain HIGH during READ and WRITE cycles.

Switching Waveforms (continued)

Figure 7. SRAM Read Cycle Number 2:  $\overline{\text{CE}}$  Controlled [4,14]






Figure 8. SRAM Write Cycle Number 1:  $\overline{\text{WE}}$  Controlled [14,15]



**Note**  
15.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  is less than  $V_{IH}$  during address transitions.


Switching Waveforms (continued)

Figure 9. SRAM Write Cycle Number 2:  $\overline{CE}$  Controlled



Switching Waveforms (continued)

Figure 10. AutoStore or Power Up RECALL



Switching Waveforms (continued)

Figure 11.  $\overline{\text{CE}}$  Controlled Software STORE/RECALL Cycle <sup>[11]</sup>






Figure 12. Hardware STORE Cycle



**Part Numbering Nomenclature**

**CY 14 E 256 L- SZ 25 X C T**




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14E256L-SZ25XCT	51-85127	32-pin SOIC (Pb-Free)	Commercial
	CY14E256L-SZ25XC	51-85127	32-pin SOIC (Pb-Free)	
25	CY14E256L-SZ25XIT	51-85127	32-pin SOIC (Pb-Free)	Industrial
	CY14E256L-SZ25XI	51-85127	32-pin SOIC (Pb-Free)	
35	CY14E256L-SZ35XCT	51-85127	32-pin SOIC (Pb-Free)	Commercial
	CY14E256L-SZ35XC	51-85127	32-pin SOIC (Pb-Free)	
35	CY14E256L-SZ35XIT	51-85127	32-pin SOIC (Pb-Free)	Industrial
	CY14E256L-SZ35XI	51-85127	32-pin SOIC (Pb-Free)	
45	CY14E256L-SZ45XCT	51-85127	32-pin SOIC (Pb-Free)	Commercial
	CY14E256L-SZ45XC	51-85127	32-pin SOIC (Pb-Free)	
45	CY14E256L-SZ45XIT	51-85127	32-pin SOIC (Pb-Free)	Industrial
	CY14E256L-SZ45XI	51-85127	32-pin SOIC (Pb-Free)	

Package Diagram

32-pin (300 Mil) SOIC




DIMENSIONS IN INCHES[MM]

MIN.  
MAX.

REFERENCE JEDEC MO-119

PART #	
S32.3	STANDARD PKG.
SZ32.3	LEAD FREE PKG.



51-85127-\*A

Document History Page

Document Title: CY14E256L 256 Kbit (32K x 8) nvSRAM Document Number: 001-06968				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	427789	See ECN	TUP	New data sheet
*A	437321	See ECN	TUP	Show data sheet on external Web
*B	472053	See ECN	TUP	Updated Part Numbering Nomenclature and Ordering Information
*C	503290	See ECN	PCI	Changed from "Advance" to "Preliminary" Changed the term "Unlimited" to "Infinite" Changed I <sub>CC3</sub> value from 10mA to 15mA Removed Industrial Grade mention Removed 35 ns speed bin Removed I <sub>CC1</sub> values from the DC table for 35 ns Industrial Grade Corrected V <sub>IL</sub> min specification from (V <sub>CC</sub> - 0.5) to (V <sub>SS</sub> - 0.5) Removed all references pertaining to OE controlled Software STORE and RECALL operation Changed the address locations of the software STORE/RECALL command Updated Part Nomenclature Table and Ordering Information Table
*D	1349963	See ECN	UHA/SFV	Changed from "Preliminary" to "Final." Updated AC Test Conditions Updated Ordering Information Table
*E	2427986	See ECN	GVCH	Move to external web

© Cypress Semiconductor Corporation, 2006-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.